

(19) World Intellectual Property Organization
International Bureau(43) International Publication Date
29 March 2001 (29.03.2001)

PCT

(10) International Publication Number
WO 01/22235 A1

(51) International Patent Classification⁷: G06F 13/00, 9/26, H03K 13/24

(21) International Application Number: PCT/US00/23714

(22) International Filing Date: 29 August 2000 (29.08.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/401,194 23 September 1999 (23.09.1999) US

(71) Applicant: CHAMELEON SYSTEMS [US/US]; 1195 W. Fremont Avenue, Sunnyvale, CA 94087 (US).

(72) Inventors: HANRAHAN, Shaila; 1182 Arlington Lane, San Jose, CA 95129 (US). PHILLIPS, Christopher, E.; 5888 Assis Court, San Jose, CA 95138-2314 (US).

(74) Agent: KREBS, Robert, E.; Burns, Doane, Swecker & Mathis, LLP, P.O. Box 1404, Alexandria, VA 22313 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.



(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

— With international search report.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: CONTROL FABRIC FOR ENABLING DATA PATH FLOW



WO 01/22235 A1

(57) Abstract: A reconfigurable system [Fig. 1] is arranged to have separate control and the data paths. The control path is set up using fabric units [24, Fig. 1] which use an associated state machine [42, Fig. 2] to produce an address to a functional unit memory [44, Fig. 2]. The functional unit memory [44, Fig. 2] then produces the configuration data for the functional units [46, Fig. 2]. The use of a state machine [42, Fig. 2] allows for a very dense, highly-sequenceable control unit that provides an encoded state to a memory [44, Fig. 2] which then allow a high number of control terms which results in a more linear interconnection to the data path units [46, Fig. 2].

CONTROL FABRIC FOR ENABLING DATA PATH FLOW

BACKGROUND OF THE INVENTION

The present invention relates to reconfigurable logic chips.

Reconfigurable logic chips, such as field programmable gate arrays (FPGAs) have become increasingly popular. Such chips allow logic to implement different circuits at different times.

5 FPGAs are being increasingly used because they offer greater flexibility and shorter development cycles than traditional Application Specific Integrated Circuits (ASICs) while providing most of the performance advantages of a 10 dedicated hardware solution.

One growingly popular use of FPGAs is referred to as reconfigurable computing. In reconfigurable computing, hardware logic functions are loaded into the FPGA as needed to implement different sections of a computationally intensive code. By using the FPGAs to do the computational intensive code, advantages are 15 obtained over dedicated processors. Reconfigurable computing is being pursued by university researchers as well as FPGA companies.

Many FPGAs implement logic using lookup tables with feedback. These systems tend to be slow and inefficient especially for reconfigurable computing uses. It is desired to have an improved reconfigurable chip for reconfigurable 20 computing.

SUMMARY OF THE PRESENT INVENTION

The present invention concerns a reconfigurable chip in which the control and data paths are separated. In a reconfigurable computing environment, the control is the circuitry to set up the reconfigurable functional units. The data path 5 is the path of the data through the different functional units.

By separating the control and the data path functions, the two systems can be separately optimized. For example, in the data path, the data typically moves linearly from one functional block to the next functional block. Interconnections of the data paths tend to have large numbers of short connections for a relatively 10 large data groups. On the other hand, control systems tend to require fewer interconnections typically using cross-shaped or diagonal connections. The control interconnections tend to be random in nature. They are used to implement state machines and logic for decision management.

In a preferred environment of the present invention, control units include a 15 state machine unit and a functional block configuration memory. Some output data bits from the state machine unit are sent to the functional block configuration memory as a configuration addresses. This configuration address is used by the functional block configuration memory to produce a configuration for the functional blocks (data path units) within the data path portion of the logic system.

20 This arrangement has a number of advantages. The functional block configuration memory preferably, for maximum efficiency, has a small number of address bits and a relatively large number of configuration lines. The configuration lines effectively produce the desired function for the functional blocks. Examples of functions implemented by the data path unit include add, 25 subtract, shift, and compare. Since only a few bits are used for the address sent to the functional block configuration state memory, the sequencing state machine can be kept relatively small. The use of the state machine unit has the advantage that the state machine is very dense with a large number of interconnections. In a

preferred environment, the state machine includes a reconfigurable programmable sum of products (PSOP) generator. In one embodiment, more than one functional block and functional block configuration memory can be connected to a single reconfigurable sum of product generator.

5 In a preferred embodiment, the reconfigurable sum of products generator stores multiple configurations that can be selectively loaded into the programmable sum of products generator. Data from the functional units can also be used to switch the configuration of the reconfigurable PSOP generator. By having a number of different configurations local at the chip, the operations done by the
10 functional units can be quickly changed. This is particularly advantageous for some applications such as packet switching. For example, in a packet processing application, bits in certain fields of the packet can be interpreted by a functional unit implementing a compare function. If the bits are a certain value, the functional unit can produce a signal which causes a different configuration to be
15 loaded into the reconfigurable programmable sum of products generator, thus implementing a different state machine. The system can continue operating without requiring a time-consuming load of a state machine configuration from an external memory when a backup configuration is stored locally.

Another embodiment of the present invention concerns the use of the
20 reconfigurable programmable sum of products generator. The reconfigurable programmable sum of products generator structure is dense and highly interconnected and thus is advantageous for use in the control fabric of a reconfigurable chip. Additionally, by using a number of reconfigurable planes for the reconfigurable programmable sum of products generator, the programmable
25 sum of products generator configurations can be quickly switched.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a diagram of a reconfigurable chip of one embodiment of the present invention.

5 Figure 2A is a diagram illustrating an overview of one embodiment of the system of the present invention.

Figure 2B is a diagram of an embodiment of the present invention using multiplexers.

Figure 2C is a diagram of an embodiment in which the configuration state memory forms a state machine separate from the PSOP state machine.

10 Figure 3A is a diagram illustrating the system of one embodiment in the present invention.

Figure 3B is a diagram illustrating the floor plan of control fabric units and data path units.

15 Figure 4A is a diagram of a reconfigurable programmable sum of products generator of one embodiment of the present invention.

Figure 4B is one embodiment of a reconfigurable programmable sum of products generator of one embodiment of the present invention.

Figure 4C is a diagram of one embodiment of a reconfigurable programmable sum of products generator of the present invention.

20 Figure 5 is a diagram illustrating one embodiment of the control fabric units of the present invention.

Figure 6 is a diagram illustrating the use of a single programmable sum of products generator with multiple configuration memories.

25 Figure 7 is a diagram illustrating one embodiment of a muxing plane for use with the control fabric unit of the present invention.

Figure 8 is a diagram illustrating a state register block for use with one embodiment of the present invention.

-5-

Figure 9A is a diagram illustrating a detail of the configuration state memory used with one embodiment in the present invention.

Figure 9B is a diagram illustrating a detail of another embodiment of a configuration state memory of the present invention.

5 Figure 10 is a diagram illustrating the routing of control and interface signals for one tile used in the present invention.

Figure 11 illustrates the slice structure and interface signals for use in one embodiment in the present invention.

10 Figure 12 is a diagram that illustrates the tile structure for one embodiment of the present invention.

Figure 13 is a diagram that illustrates the horizontal routing structure for one tile of an embodiment of the present invention.

Figure 14 is a diagram that illustrates the horizontal tile routing for one embodiment of the present invention.

15 Figure 15 is a diagram that illustrates the horizontal input mux for one tile used with embodiment of present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Figure 1 illustrates an overview of one embodiment of a configurable chip 20 that uses the control fabric unit of the present invention. The reconfigurable chip 20 is connected to an external memory unit 22. The reconfigurable chip 20 includes the control fabric units 24, central processing unit 26 and the reconfigurable fabric slices 28. In a preferred embodiment, the reconfigurable fabric slices include a number of data path units which act as the functional blocks for the data in the reconfigurable computing environment. Figure 1 shows separated data path units and control fabric units, but, in a preferred embodiment,

these units are interspersed together as shown in Figure 3B. The control fabric units 24 provide control signals and data to implement a number of functions with the data path units. A data memory access (DMA) controller 30 provides configuration data to the reconfigurable control and data units. The DMA 5 controller 30 and the CPU 26 are connected to the bus 32. Data from the external memory 22 is placed on the bus 32 using the memory controller 34.

An example of a reconfigurable chip for use with the present invention is disclosed in the patent application "An Integrated Processor and Programmable Data Path Chip For Reconfigurable Computing," Serial Number 08/884,380, filed 10 June 27, 1997, incorporated herein by reference.

Figure 2A is a simplified overview of one embodiment of the control fabric unit 40 used with the present invention. Control fabric unit 40 includes a state machine unit 42 and a functional block configuration memory 44. The state machine unit 42 provides configuration addresses which are sent to the functional block configuration memory 44. The functional block configuration memory 44 then provides the configuration to a functional block 46. In a preferred embodiment, a few configuration address bits are used by the functional block memory 44 to access a much greater number of configuration bits. For example, in one embodiment, three configuration address bits are provided which are used 15 by the functional block configuration memory 44 to provide around fifty (50) configuration lines provided to the functional block 46. The functional block configuration memory 44 stores multiple configurations for the functional block 46.

In one embodiment, the state machine 42 is comprised of a reconfigurable 25 programmable sum of products (PSOP) device, preferably a PLA. The reconfigurable reprogrammable PSOP 48 preferably has a number of configuration planes to set up the programmable sum of products generator into different configurations. In one embodiment, an active (foreground) plane and a

background plane are used. Details of a reconfigurable PSOP are described below with respect to Figures 6A, 6B and 6C. The state machine 42 also contains state machine memory registers 50. The state information is fed back into the programmable sum of products generator 48.

5 The configuration control lines are sent to the functional block 46. In a preferred embodiment, the functional block 46 is a data path unit which can be configured a number of ways. The data path unit have a number of elements such as registers, adders, output registers, and multiplexers, which are configured by the configuration lines sent from the functional block configuration memory so
10 that the data path unit performs a predetermined function.

Figure 2B shows an embodiment using a multiplexer 45 at the input to the reconfigurable PSOP and a multiplexer 47 at the input to the configuration memory 64'. The multiplexer 47 may use the output of the configuration memory 64' as an input so that the configuration memory 64' is part of a state machine.

15 Details of one such embodiment is shown in Figure 2C.

Figure 2C shows multiplexer 200 that has inputs from the output of configuration state memory 202 and from the reconfigurable PSOP 204. Each line of the configuration state memory 202 has a configuration data field 202a, a next address field 202b and a control bit field 202c. The control bit field determines
20 what input is selected by multiplexer 200. When the PSOP state machine input is selected the address from the PSOP state machine is used to select the data to go to the data path unit 206.

When the CSM state machine is selected the address in address field 202b is used as the next address to the control state memory 202. The system of Figure
25 3C thus provides two compatible state machines which can allow a relatively complicated combined state machine to be stored on the reconfigurable chip.

Figure 3A is a diagram that illustrates one embodiment of the configuration fabric unit of the present invention. The reconfigurable programmable sum of

products generator includes an interspersed reconfigurable PSOP configuration memory 54.

Control select lines allows the selection of the different configurations. In one embodiment, both a current configuration and backup configuration can be stored local to the programmable sum of products generator. This allows the system to quickly switch from one operation to another. The configurations are preferably selectable by control lines or under additional selection lines from the CPU or based on the data path results. Details of one example of such a system are given in the patent application, "Method and System of Data Memory Streaming," Serial No. 09/343,477, incorporated herein by reference. The data path units can be configured such that the result of a calculation in the data path unit determines whether another configuration is to be loaded into the reconfigurable logic. If the configuration is to be loaded the data path unit can send a signal to the DMA controller to handle the configuration loading.

The data path unit 58 is one example of a functional block that can be used with the present invention. The input to the reprogrammable programmable sum of products generator 56 is sent to a multiplexer unit 60. These inputs can include the state information from the state register block 62 as well as external inputs from sources such as the data path units, central processing units or external pin I/O. The configuration address is sent to the data path configuration memory 64. The data path configuration memory 65 is loadable from the external storage typically in a DMA process.

The system of the present invention can be used for a variety of applications. For example, in packet processing applications, data in one field of a packet determines how the data in another field is evaluated. A data path unit can do a compare upon one field to determine whether to use another configuration to further interpret the packet. This additional configuration can be a quickly loaded backup configuration. In many cases, the data path configuration

memory 64 need not be modified since larger number of control state memory slots are available than are needed for a PSOP state machine configuration. This can reduce the number of downloads external to the chip and thus increase the speed of the system.

5 In a preferred embodiment, software can allocate the different configurations for the data path configuration memory 64 so that the functional block can implement different functions such as shift, add, compare, select, or the like. The computer software can optimize the functional configurations which are to be stored in the data path configuration memory increasing the power of the
10 system of the present invention. In one embodiment, the data path configuration memory and the programmable sum of products generator configuration memory are arranged such that memory can be loaded from the external memory in the background while the system concurrently operates using another different configuration.

15 The state machine configurations and the data path configurations are calculated by a compiling computer to determine which function needs to be implemented for a given net list. As described above, the configurations stored in the configuration state memory 64 can be optimized to provide the specific functions needed in a given network.

20 Figure 3B shows four slices each slice having four tiles, each tile having a single PLA and a number of configuration state memories (CSM). As described below, each programmable sum of products generator can have a number of associated CSM units.

25 Figures 4A, 4B, and 4C illustrate one embodiment of a programmable sum of products generator for the present invention. Figure 4A illustrates a reconfigurable programmable sum of products generator 100. The reconfigurable programmable sum of products generator 100 is comprised of a Product plane 102, a Summation plane 104 and a PSOP generator configuration memory 106. The

inputs to the programmable sum of products generator go to the Product plane 102. The Product plane produces products terms which are then sent to the Summation plane 104. The Summation plane 104 uses the product terms to produce the outputs. The programmable sum of products generator configuration memory 106 stores the configurations for the Product and Summation planes. As described below, this memory is in fact interspersed within the reconfigurable programmable sum of products generator. Conventional programmable sum of products generators are programmable in that the same fixed floor plan allows the chip designer to implement different logic functions at the IC chip design stage. By using memory elements in the programmable sum of products generator, the present invention is 5 reconfigurable allowing configurations to be switched during chip operation.

10

10

15

Figure 4B illustrates a reconfigurable programmable sum of products generator 110 of one embodiment of the present invention. This reconfigurable programmable sum of products generator is arranged as a dynamic PSOP generator using precharge circuits to precharge the product term lines and the output lines. The precharge circuitry 112 and 113 operates during a first portion of the clock. During a second portion of the clock, the product terms are evaluated and the output produced. The circuit uses Product and Summation plane elements. The Product and Summation plane elements, in a preferred CMOS embodiment, both implement 20 a "NOR" function. By inverting the inputs to and outputs from the two "NOR" planes output terms equivalent to the outputs of a true AND-OR PLA can be produced. The plane elements are labeled as Product and Summation plane elements for ease of description. The "Product" and "Summation" plane elements can also operate in a full throughput mode as a non-dynamic array.

25

Each Product and Summation plane has an associated memory element which is part of the PSOP configuration memory. The associated memory element determines whether the Product plane element 114 and/or the Summation plane element 116 will be active.

Figure 4C shows details of a reconfigurable programmable sum of products generator 120. The Product plane element 122 includes a memory element 124 connected to the gate of first transistor 126. When the first transistor 126 is on, the Product plane element connects input line 128 to the second transistor 130. If the 5 memory element is zero, the first transistor 126 isolates the second transistor 130 preventing the input line 128 from affecting the product term line 132.

Product term 132 is precharged "high" using precharge circuitry 134 before the operation of the Product plane elements. If the memory element 124 provides a "one" and a "one" is provided on input line 128, the Product plane element 122 will 10 cause the product term line 132 be grounded. If at least one Product plane element on product term line 132 is grounded, the product term output for line 32 is a "zero". If no Product plane element on product term line 132 is grounded, then the product term output on line 132 is a "one". In this way a NOR function is implemented.

The Product plane element 122 includes a protection circuit 138. Protection 15 circuit 138 protects the chip when a memory element is switched from a "high" to a "low" value. When the memory element is switched from a "high" to a "low" value, it is possible that the gate of transistor 130 can be held "high" isolated by transistor 126. If this happens when the precharge circuit 134 is activated, a short between the power and the ground through the transistor 130 is formed. Such a short can 20 permanently damage the chip due to the relatively large currents involved.

To prevent such damage, protection circuit 138 is provided. When the memory element 124 is switched to zero, protection circuitry 138 causes the gate of the transistor 130 to be grounded. This turns off transistor 130 and thus prevents a short through transistor 130 during the precharge period.

25 The Summation plane elements operate in a similar manner to the Product plane elements. The precharge circuit 140 sets the output line 142 high. The Summation plane element 144, if active, will cause the output line 142 to go low if the product term line 132 is high. The Summation plane element 144 includes a

-12-

memory element 146 which determines whether the Summation plane element is active. The memory element 146, if high, will connect the product term line 132 through transistor 148 to the gate of transistor 150. If the memory element 146 is low, the transistor 148 isolates the gate of the transistor 150 such that the transistor 5 150 cannot turn on. The Summation plane element 144 also has a protection circuitry 152.

Note that both the Product plane and Summation plane are preferably implemented as NOR planes. NOR planes speed the operation of the reconfigurable programmable sum of products generator since each pull-down transistor, such as 10 transistor 130 in the Product plane, operates in parallel rather than in series.

The memory element in the Product and Summation plane elements preferably allows for backup configurations. For example, the memory plane elements can be implemented as a master slave flip-flops element to provide a backup configuration for the programmable sum of products generator. The 15 configuration memories including the memory elements of the Product and Summation plane elements can be loaded from off chip. In one embodiment, the active plane can be loaded in the programmable sum of products generator while a backup configuration plane is loaded from off of the reconfigurable chip.

In one embodiment, the configuration memory of the programmable sum 20 of products generator is part of a larger configuration memory system for the chip. Blocks of configuration data can be loaded from off of the chip using a Direct Memory Access (DMA) controller. Configuration loading lines (not shown) and select lines (not shown) are connected to the programmable sum of products generator configuration memory, including memory elements 124 and 25 146, to allow configuration data to be loaded.

Figures 5-15 illustrate one embodiment of the present invention. The numbers and arrangements described with respect to these figures are exemplary and are not meant to be limiting.

-13-

Figure 5 is a diagram illustrating the control fabric unit of a preferred embodiment of the present invention. The Control Unit (CU) or control fabric unit for the fabric can essentially be broken down into four primary blocks, namely,

- Muxing Plane (MP)
- 5 Programmable sum of products generator (PSOP)
- State register block (SRB)
- Control state memory (CSM)

The control state memory determines a data path unit configuration. The muxing plane, programmable sum of products generator and state register block comprising a state machine unit. The control unit talks to the CPU and the DPU's. The local state outputs (2 and 3), the 7th horizontal global DPU data lines, the global states (2 and 3), the DPU flags and system commands (such as start), are primarily the inputs into the programmable sum of products generator. All the above mentioned inputs go into the muxing plane and based on the configuration settings, the corresponding inputs are input into the programmable sum of products generator. The programmable sum of products generator is preferably implemented as a NOR NOR INV for CMOS processes. The configuration memory is embedded into the PLA itself. The configuration can have multiple associated depth. In a preferred embodiment, there are sixteen input lines and thirty-two outputs with sixteen product terms. Since one of the inputs into the programmable sum of products generator is the start bit, the output of the programmable sum of products generator will be a clock enable that gates all the clocks of the DPU. The outputs of the programmable sum of products generator feed the state block whose primary task is to store the state and provide for the configuration state memory with the address. It also transfers the state to the vertical and horizontal state routing and bit routing structures. The CPU also has the ability to read and write into the state

-14-

registers. The state block also has an interrupt register /row which can be read by the CPU on to the CPU read data bus. Once the interrupt has been handled the CPU clears the register. The configuration state memory gets its input from the configuration and the state register block. The configuration state memory is 5 preferably an eight deep configuration memory, the output of which is determined by the address provided by the state register block.

Figure 6 shows an embodiment with a single programmable sum of products generator is used for multiple data path units in a single tile. The programmable sum of products generator sends to and receives data from more than one functional 10 unit. The reconfigurable programmable sum of products generator has sixteen inputs, two bits from each DPU control row. There are thirty-two outputs, four per DPU control row. The outputs are determined by the inputs applied to it and the way the configuration memory, which is embedded in the programmable sum of products generator is configured by the user. This programmable sum of products generator 15 can implement any function of four inputs with thirty-two outputs. The Product-Summation structure of the programmable sum of products generator is preferably implemented as a Nor-Nor-Inv plane. The output of the 1st NOR plane forms the product term. Some of the inputs to the programmable sum of products generator can be feedbacks from the state block itself. These inputs can be optionally inverted. 20 This is how the programmable sum of products generator can be directly used to implement state machines. The programmable sum of products generator also generates the configuration state machine addresses.

Figure 7 illustrates one embodiment of the muxing plane for use with the present invention. The Product plane and Summation plane are both pre-charged 25 when the clock is high. There is a falling edge triggered flop on both the inputs and the outputs. This helps to not disturb the pre-charge lines while the clock is high and the array is pre-charging. While the clock is high, the muxing plane is also evaluating the data, depending on the configuration of the muxing plane. When the

-15-

clock goes low, the muxing plane has evaluated and the data is ready at the inputs of the programmable sum of products generator. The evaluation of the programmable sum of products generator inputs happens, based on a delayed version of the clock (for timing reasons) and the configuration of the programmable sum of products generator. The outputs are then applied to the state register block, before the rising edge of the next clock.

The primary function of the muxing plane is to take the inputs from the various sources and provide inputs to the programmable sum of products generator based on the configuration of the muxes. Each input to the programmable sum of products generator comes from a 64:1 mux, the inputs of which are described below. The odd and even inputs are slightly different; the differences are pointed out where applicable.

STATE INPUTS (32): There are thirty-two states that are inputs to the 64:1 mux. These thirty-two states come from the last state register from the state register block (there are 4 state registers in the state register block, in this document, the primary state refers to the 3rd state and the secondary state is the 2nd state from the state register block) block of each DPU row. There are thirty-two DPU rows, hence, thirty-two primary state bits/slice (8/tile). The state bits run the entire length of the slice.

FLAG INPUTS (28): In each tile there are preferably seven DPUs and one Multiplier. Each DPU generates two flags, Flag 0 is the one that runs vertically across the slice. Since there are twenty-eight DPUs per slice, there are twenty-eight Flag bits, which are input to each input mux of the programmable sum of products generator. Like the state, flag 1 is the primary flag and flag 0 is the secondary flag.

HBIT INPUT (1): State 2 and 3 of the state register block also go to the horizontal bit routing structure (tristate bus). This runs the entire width of the chip across the four slices. There are two hbits per DPU row, hence there are sixteen hbits per tile. State 2 and 3 form the even and odd bits of the hbit bus. e.g. State 2

-16-

and 3 of DPU row 0 form hbit (0:1); State2,3 of DPU row 1 form hbit(2:3) and so on. These 16 inputs go to the respective inputs to the programmable sum of products generator.

SECONDARY STATE and FLAG INPUT (1): The secondary state and flag
5 (described above) of the respective DPU row go to the even and odd input muxes respectively.

I/O and INTERRUPT REQUEST INPUT (1): There are eight bits from the I/O that run the entire length of the slice, these go to the even input mux of each programmable sum of products generator in the slice. The corresponding input for
10 the odd muxes of programmable sum of products generator, get the interrupt request generated for the respective DPU row.

SPARE INPUT (1) : There is one spare input which is currently grounded and is available for use should there be a need.

Figure 8 illustrates one embodiment of a state register block that can be
15 used with the present invention. The state register block contains four state registers and the miscellaneous control logic. The data in the state register block can come from the output of the programmable sum of products generator, or from the CPU write data bus. The latter is primarily used for debugging purposes, where the CPU can force a state. The CPU can also read from the state register block. There is
20 a clock enable that controls the data going to the registers, which is helpful in single stepping and debugging. There is also a mode where the configuration can force zeros on the CSM address lines. States 2 and 3 drive the horizontal bit tristate bus. State 3 only drives the STATE bus and state 2 drives the LSTATE bus (which drives HBIT bus). The SRB also has the interrupt register. The interrupt register is
25 set by the state of register 2 or 3, or by the flag. This register is read on to an ireg bus which is thirty-two bits wide for the whole slice. (There is 1 ireg bit /dpu control row.) The interrupt is generated by “or”ing all the outputs of the ireg bit’s in the 32 dpu control rows in a slice. There is only one interrupt/slice. Should an interrupt be

generated by the slice, the CPU then read the ireg bus, which eventually goes to the CPU read bus. After the CPU has handled the interrupt, it sets the interrupt clear signal which then resets the interrupt register.

Figure 9A illustrates the configuration state memory for one DPU control 5 row. Figure 9B shows an alternate embodiment of a configuration state memory. Figures 10-15 illustrate the interconnection between the units of the present invention.

The configuration state memory is preferably an eight deep memory, which 10 can be written by the configuration bus to a location based on the address generated by the state register block. The output of the configuration state memory drives the DPU control lines. For a DPU this memory is forty-five bits wide and for a multiplier it is twenty-seven bits wide. The memory itself is a master slave flip flop with the master clock writing the data from the config bus into the dormant plane. There are many master clocks, to load different locations of the configuration state 15 memory. There is only one slave clock, which transfers the data from the dormant plane to the active plane. It takes many cycles to load the dormant plane, but only one cycle to load the active plane. The loading of the active plane is staggered through buffers to not draw a large instantaneous current when we switch from the dormant plane to the active plane.

20 It will be appreciated by those of ordinary skill in the art that the invention can be implemented in other specific forms without departing from the spirit or central character thereof. The presently disclosed embodiments are therefore considered in all respects to be illustrative and not restrictive. The scope of the invention is illustrated by the appended claims rather than the foregoing 25 description, and all changes which come within the meaning and range for equivalence thereof are intended to be embraced herein.

We claim:

1. A reconfigurable logic system including:
 - a control fabric unit adapted to set the configuration of at least one reconfigurable functional unit, the control fabric unit including a state machine unit adapted to produce a configuration address output and at least one configuration memory operably connected to the state machine unit, the configuration memory storing a number of configurations for a configurable functional unit, wherein the configurable functional unit operates on data and, wherein the configuration memory is adapted to use the configuration address output to select a configuration for the data path unit.
2. The reconfigurable logic system of claim 1, wherein the state machine unit includes a programmable sum of products generator.
3. The reconfigurable logic system of claim 2, wherein the programmable sum of products generator is a reconfigurable programmable sum of products generator with an associated configuration memory.
4. The reconfigurable logic system of claim 3, wherein the configuration memory stores multiple configurations for the programmable sum of products generator.
5. The reconfigurable logic system of claim 1, wherein the controller fabric unit is arranged to set the configuration of more than one configurable functional unit.

-19-

6. The reconfigurable logic unit of claim 5, wherein the control fabric unit includes a single programmable sum of products generator which stores the state for multiple configurable functional units.
7. The reconfigurable logic system of claim 2, wherein the control fabric units further include a muxing plane operably connected to the programmable sum of products generator, the muxing plane being used to select the inputs to the programmable sum of products generator.
8. The reconfigurable logic system of claim 7 further comprising a state register block operably connected between the programmable logic and the configuration memory.
9. The reconfigurable logic system of claim 1, wherein the state machine unit includes a programmable sum of products generator which is implemented as a NOR-NOR-INV configuration.
10. The reconfigurable system of claim 1, wherein the configurable functional unit comprises a data path unit.
11. The reconfigurable logic system of claim 1, wherein the system comprises a reconfigurable chip.
12. The reconfigurable system of claim 1, wherein the configuration memory is part of a second state machine unit.
- 20 13. The reconfigurable system of claim 12, wherein configuration memory includes a configuration data field and address field.

-20-

14. The reconfigurable system of claim 13, wherein the configuration memory includes a control bit field that controls a multiplexer at the input to the configuration memory, the control bit determining whether the input to the configuration memory is from the address field or whether the PSOP state machine provides the next state.
5
15. The reconfigurable system of claim 12, wherein the address of the data configuration to be sent to the data path unit can be selected by the PSOP state machine or the control state memory state machine.
16. A reconfigurable logic system comprising:
10 a configurable functional unit adapted to operate on input data, the configurable functional unit including reconfigurable elements; and
 a control fabric unit adapted to set reconfigurable elements in the configurable functional unit, the control fabric unit including a configuration memory and a state unit.
- 15 17. The reconfigurable logic system of claim 15, wherein the state machine unit further includes a muxing plane connected to the programmable sum of products generator .
18. The reconfigurable logic system of claim 16, wherein the state register block is operatively connected to the programmable sum of products generator
20 and to the configuration memory.
19. The reconfigurable logic system of claim 16, wherein the control fabric is associated with multiple configurable functional units.


-21-


20. The reconfigurable logic system of claim 16, wherein the configurable functional unit comprises a data path unit.



21. A reconfigurable logic system including:

5 a control fabric unit adapted to set reconfigurable elements in at least one configurable functional unit, the control fabric including a programmable sum of products generator adapted to implement a state machine and at least one configuration memory operably connected to the programmable sum of products generator, the configuration memory storing a number of configurations for the 10 configurable functional unit, wherein the configurable functional unit is adapted to operate on data.

22. The reconfigurable logic system of claim 21, wherein the programmable sum of products generator is a reconfigurable programmable sum of products generator with an associated configuration memory.

**FIG. 1**





4 / 18




FIG._3A






FIG.-3B

6 / 18

**FIG._4A****FIG._5**

7 / 18




FIG. 4B-1 FIG. 4B-2

FIG. 4B




FIG. 4B-2




FIG._4C






FIG. - 6








FIG. 9A








FIG. 9B

14 / 18

**FIG._ 10****ONE TILE ROUTING LINES:****FIG._ 14**


SLICE STRUCTURE & INTERFACE SIGNALS:

**FIG._ 11**

**FIG._ 12**

17 / 18

FIG._ 13



HORIZONTAL ROUTING IN ONE TILE

18 / 18

DESCRIPTION OF INPUT MUX:




FIG._15

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US00/23714

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : G06F 13/00, 9/26; H03K 13/24
 US CL : 710/16,63,130; 712/233,245; 360/ 48X, 69

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 710/16,63,130; 712/233,245; 360/ 48X, 69

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
 NONE

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
 WEST 2.0, DELPHION IP NETWORK

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5,386,518 A [REAGLE ET AL.] 31 JANUARY 1995, NOTE ABSTRACT, COL. 2, LINES 30-56, SEE FIGS. 1-5	1,16,21
Y	US 4,755,967 A [GABRIS ET AL.] 05 JULY 1988, NOTE ABSTRACT, COL. 4, LINES 24-COL. 5, LINES 1-12	1-16
Y	US 4,500,933 A [CHAN] 19 FEBRUARY 1985, NOTE ABSTRACT, COL. 1, LINES 64- COL. 2, LINES 1-29, COL. 3, LINES 3-55, SEE FIGS. 1, 2	1,16,21

Further documents are listed in the continuation of Box C.

See patent family annex.

• Special categories of cited documents:	"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
A document defining the general state of the art which is not considered to be of particular relevance		
E earlier document published on or after the international filing date	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
L document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
O document referring to an oral disclosure, use, exhibition or other means	"A"	document member of the same patent family
P document published prior to the international filing date but later than the priority date claimed		

Date of the actual completion of the international search 21 NOVEMBER 2000	Date of mailing of the international search report 29 DEC 2000
---	---

Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3230	Authorized officer TAMMARA PEYTON <i>James R. Matthews</i> Telephone No. (703) 305-9717
---	---